Sysclk AX-Pro

From sigrok
Jump to navigation Jump to search
Sysclk AX-Pro
Sysclk ax pro mugshot.png
Status supported
Source code fx2lafw
Channels 8 + 1
Samplerate 8ch @ 24MHz, 8+1ch @ 12MHz
Samplerate (state)
Triggers none (SW-only)
Min/max voltage Digital: -1V — +6V
Analog: ±10V (±20V max)
Threshold voltage Fixed: VIH=1.6V, VIL=1.4V
Memory none
Compression none
Price range $35 - $45
Website sysclk.taobao.com

The Sysclk AX-Pro is a USB-based, 8-channel logic analyzer with up to 24MHz sampling rate, with 1 additional analog channel (theoretically 2, but only one of them can be used at a time; 3MHz analog bandwidth).

It is a clone of the CWAV USBee AX-Pro.

In sigrok, we use the open-source fx2lafw firmware for this logic analyzer.

Note: fx2lafw currently doesn't support switching between the two possible analog channels, ACH2 will be used unconditionally.

See Sysclk AX-Pro/Info for some more details (such as lsusb -v output) on the device.

Hardware

The analog channels are multiplexed by relay or solid-state IC to one ADC.

FX2LP pin mappings

# Pin Destination Remark
01 RDY0/SLRD TRIG socket pin
13 IFCLK GND grounded
18..25 PB0..7 DCH0..7 digital input
30 CTL1/FLAGB CLK socket pin
31 CTL2/FLAGC ADC_CLK ADC clock input
33 PA0 relay multiplexing ACH1/ACH2
35 PA2 DCH1 GND can be isolated from GND and act as aux socket pin
36 PA3 DCH2 GND can be isolated from GND and act as aux socket pin
38 PA5 STC_P3.1 aux 8051 chip
39 PA6 STC_P3.3 aux 8051 chip
42 RESET# STC_P3.2 aux 8051 chip
44 WAKEUP NC not connected
45..52 PD0..7 ADC_D1..8 ADC data output

Photos

Protocol

Since we use the open-source fx2lafw firmware for this device, we don't need to know the protocol.

Resources