Difference between revisions of "Protocol decoder:Parallel"

From sigrok
Jump to navigation Jump to search
(Created page with "{{Infobox protocol decoder | id = parallel | name = Parallel | description = Generic parallel synchronous bus | status = <span style="back...")
 
m
Line 9: Line 9:
| input          = logic
| input          = logic
| output          = parallel
| output          = parallel
| probes          = CLK
| probes          = &mdash;
| optional_probes = D0-D63
| optional_probes = CLK, D0-D63
| options        = clock_edge, wordsize, endianness, format
| annotations    = items, words
}}
}}


Line 27: Line 25:
== Resources ==
== Resources ==


* http://en.wikipedia.org/wiki/Parallel_communication
* [http://en.wikipedia.org/wiki/Parallel_communication Wikipedia: Parallel communication]
 
__FORCETOC__


[[Category:Protocol decoder]]
[[Category:Protocol decoder]]

Revision as of 21:34, 1 February 2014

parallel
Pd parallel.png
Name Parallel
Description Generic parallel synchronous bus
Status supported
License GPLv2+
Source code decoders/parallel
Input logic
Output parallel
Probes
Optional probes CLK, D0-D63

The parallel protocol decoder can decode synchronous parallel buses with various number of data bits/probes and one clock line.

Hardware

TODO.

Protocol

On either the falling or rising clock edge one or more data lines (D0 up to possibly D63, for example) are sampled, and the individual probe values are combined to a number that is shown.

Resources