Search results
Jump to navigation
Jump to search
- The sync byte (23th) is Line Feed; LF, <source enclose="none">0x0A</source>, <source4 KB (495 words) - 00:54, 8 March 2023
- ...atasheet ICS570BL] (IDT, "multiplier and zero delay buffer", trigger clock sync?)5 KB (702 words) - 19:10, 13 October 2021
- '''Note''': Idea how sync 2 chips works. Second FX2 is responsible for reading ADC data only, but it6 KB (849 words) - 17:31, 29 October 2018
- * Signal if we are currently capturing using some unused pin (= sync multiple analyzers together using triggers!) [https://github.com/gillham/lo6 KB (914 words) - 10:45, 29 September 2020
- #'''OUTPut:SYNC OFF'''8 KB (1,054 words) - 19:26, 27 September 2014
- (i.e. there's no defined sync method other that reconnection).13 KB (1,508 words) - 15:40, 2 November 2020
- ...In some cases this is intentional (Oregon v1 preamble) and is part of the sync pattern. In other cases the signal could simply be broken.11 KB (1,752 words) - 14:23, 13 October 2018
- {{pd|parallel|Parallel|Parallel sync bus|Generic parallel synchronous bus.|Util|logic|parallel|supported}}28 KB (3,972 words) - 07:43, 14 May 2024