Search results

...ased DAQ with 8 analog inputs (12 bits, max. 10kS/s), 2 analog outputs (12 bits, 150Hz update rate), and 12 digital I/Os.

! STATUS bits ! OPTION1 bits

* bits 0-9 are the value, with encoding as shown below * bits 13 is always 1, bits 14-15 are always 0

* '''RAM''': SB61L256, 768x8-Bits STATIC CMOS RAM

...''38400 baud''', with '''8n2''' settings (8 data bits, no parity, two stop bits).

| Number of data bits | Number of stop bits.

...re the decimal point is '''not''' displayed (bit 7 is not set). All other bits except for bit 6 (segment A, see above) are set, i.e. the respective LCD se Bytes 7 to 10: Next four bits are the big LCD numbers, from right to left, in the format already specifie

| vertical_resolution = 8 bits (HiRes up to 16 bits)

Data is sent on the serial port at 9600 baud with 8 data bits, no parity, 1 stop bit. | 2-3 || || Temperature the primary display shows (16 bits signed little endian)

| uncertain purpose, probably parity and stop bits specs, often omitted, or 0x00 is sent | number of data bits (encoded, values 0-3 translate to 5-8 data bits)

...p to 8 probes worth of data, one sample per bit. MSB = first probe. Unused bits are set to zero. ...to 16 probes worth of data, one sample per bit. MSB = first probe. Unused bits are set to zero.

...#Frame_formats Wikipedia]). Baudrate defaults to 9600, 1 start bit, 8 data bits, no checkbits and 1 stop bit. Registers are 16bits, bigendian. | Output Power high bits

* 7 data bits * 1 or 2 stop bits, configurable via DIP switch

* '''16 bits ADC''': [http://www.ti.com/product/ads8327 TI ADS8327] ([http://www.ti.com/ * '''16 bits DAC''': [http://www.ti.com/product/dac8831 BB DAC8831] ([http://www.ti.com/

...4 probes:''' Bit 3 is the value of probe 4, bit 0 is the value of probe 1. Bits[7:4] are probes 4..1 respectively. ...value of probe 2, bit 0 is the value of probe 1. Bits[7:6], bits[5:4], and bits[3:2] are probes 2..1 respectively.

...than "normal" for the diode mode, see below. The '''MEA5''' to '''MEA1''' bits are inputs of the FS9922-DMM4 chip, controlled by the position of the mode ..." user-defined bit will be set (but '''not''' the "voltage" and/or "diode" bits, as one would expect). Thus, some [http://sigrok.org/gitweb/?p=libsigrok.gi

| vertical_resolution = 8 bits (HiRes up to 16 bits)

...than "normal" for the diode mode, see below. The '''MEA5''' to '''MEA1''' bits are inputs of the FS9922-DMM4 chip, controlled by the position of the mode ..." user-defined bit will be set (but '''not''' the "voltage" and/or "diode" bits, as one would expect). Thus, some [http://sigrok.org/gitweb/?p=libsigrok.gi

The device communicates at 115200 baud, no parity, 8 data bits, and 1 stop bit (115200/8n1). - Date. Byte 6: Year; Byte 7: Month; Byte 8: Day; Byte 9: 2 bits unknown, 6 bits for Hour; Byte 10: Minutes; Byte 11: Seconds.

| Bits | Bits

...ond bytes seems to have bit 7 always set to 1, and (some of) the remaining bits (6..0) encode the number of bytes/probes to get (18 for Ant18e, 8 for Ant8) ...robe ID (Ant18e: 0-17, Ant8: 0-7); shift right by 3 bits (on Ant18e), or 4 bits (on Ant8).

| vertical_resolution = 8 bits

...re unused. This probably also means that the FPGA discards two of the data bits from the ADCs depending on the selected voltage range. ...they reset the intermediate value to zero as soon as it uses more than 14 bits. As the bytes added are signed, this happens very often.

...om/datasheet-pdf/view/887707/BELLING/BL24C08A.html Belling - BL24C08A - 8K bits I2C EEPROM].

...s not a supported parity setting in POSIX, setting parity to None and stop bits to 2 also works.

***register writes are 4bits for addr, 8 bits for value, 2 unused bits and 2 bits im not sure what they are for :) ...simplest explanation for the unused bits is that the device bus width is 7 bits (being a CPLD that is very acceptable).

...ort in the form ''<baudrate>/<data bits><parity><stop bits>'', for example "9600/8n1" or "600/7o2".

(i.e. never by the meter) and the remaining 7 bits are the node identifier. ! 7 bits

...dels communicate via an serial connection, at either 19200 or 57600 bps, 8 bits, no parity, and 1 stop bit (57600/8n1 or 19200/8n1). Connecting to the devi

| [[File format:bits|Bits]]

...sent on '''PA6''', MSB-first, with rising edges of '''PA5''' to clock the bits out. During each word transfer, '''PA4''' is held low. The most significant ...ng transmitted on '''PA6''', like for the 0x80 operation above, and then 8 bits being received on '''PA7'''. N bytes will be available for an IN transfer a

All communication is done using a standard RS232 connection with 8 data bits, 1 stop bit and no parity. The transfer rate is not emulated over USB and c ...in the order in which they are sent to the serial port starting left. The bits within one byte are displayed most significant first.

...s PoScope Mega50] is a mixed signal oscilloscope with 2 analog channels (8 bits each) and 2 digital ports (16 digital lines in summary).

! Bits 7-4

* A6 02 (acquire 64 bytes, 32 samples of 12 bits each, repeated 60 times get 2000 samples) * A6 03 (acquire 64 bytes, 32 samples of 12 bits each, repeated 60 times get 2000 samples)

...nicate via an optically isolated serial connection, usually at 9600 bps, 8 bits, no parity, and 1 stop bit (9600/8n1). Some models allow the user to change | 8 || || '''Mode bits''' (several can be set at once)

dword SampleDepth - sample depth in bits per channel, 2k-64M, must be multiple of 512 dword PretriggerDepth - pretrigger buffer depth in bits, must be < SampleDepth

...36 bit at a time, which works out to an integer multiple of 32 (i.e. 4320 bits = 135 32-bit words or 540 bytes). The final six reads are done in chunks of ...coded 36-bit words. The ninth 32-bit word contains the four remaining high bits of all eight 36-bit words combined. The high nibbles are shifted into the n

...ut of packets whose data bytes communicate measurement results. Individual bits represent LCD segments for digits including signs, and other indicators. Wh

...At least the Velleman PS3005D V2.0 is a bit buggy here. The only reliable bits are: 0x40 (Output mode: 1:on, 0:off), 0x20 (OVP and/or OCP mode: 1:on, 0:of

...port, using a baudrate of '''9600 baud''', with '''8e1''' settings (8 data bits, even parity, one stop bit). The actual measurement value seems to span 11 bits, and is encoded in BCD format. Example: If ''Value[10..0]'' is '''436''' (d

* '''Stop bits''':1

...nputs the 100MHz clock as its main clock frequency. Apart from the 32 data bits, some other arbitration signals are used. | 0x82 || bits 95 - 72

* Xilinx Spartan-II XC2S30 VQ100AMS0341 (FPGA; 13,824 total distributed RAM bits, 24K total block RAM)

Irrespective of the multiplexer speed, samples are stored along with 51-Bits at 125 ps resolution timestamps (aprox 3 days) either continuously or condi

...t 7 of the three bytes must not be used, apparently. Even though the three bits can be either 0 or 1 (we've seen both in actual ScanaPLUS devices), the dev ...ples this compressed chunk consists of (0-127). Bit 0 of the high byte and bits [7:0] of the low byte encode the states of the 9 probes (high/1 or low/0).

! Bits 7-4 ...be detected. There is no checksum or CRC in the packet. The 4 user-defined bits can have different meaning on different multimeters using this IC.

For example, the bits or hex formats, for an ASCII bit or ASCII number of samples (in bits) to display per line. Thus -O

The serial port is set to 2400bps, 8 bits, no parity, 1 stop bit (2400/8n1).

('bits', 'Bits', (5,)), ('bits', 'Bits', (0, 1, 2, 3, 4)),

...ample, we can also load the file with sigrok-cli. The data is displayed as bits by default:

'''--triggers 1=1,2=r,3=0,4=1 --output-format bits --probes 1-4 --time 100ms'''

The memory is 32 bit wide, and thus the size of the response in bits is 32 times the value in the length field. The original vendor software rea

...R (''Asynchronous <u>S</u>erial <u>I</u>nfra<u>r</u>ed''; signal inverted, bits only about 3/16 of the ordinary length). While SIR is the physical layer of The communication speed of 8192 Baud and 6 data bits might not be supported by some operating systems and many [[Serial port#USB

The device communicates at 9600 baud, no parity, 8 data bits, and 1 stop bit (9600/8n1).

...above example, 3 probes are enabled. For each probe there are 2 bytes / 16 bits (e.g. 0xLL 0xLL for probe 0), then the next probe's data is received (0xMM The 16 bits of data per probe seem to contain the pin state of the respective probe (1:

...depth, it allows to e.g. trigger on the start of a frame yet inspect later bits in that frame while acquisition uses high enough a samplerate. This would n

TT think time 8 FS bits

* ......... reserved bits. As can be seen it is all binaray 0x00 instead of ASCII '0'

TT think time 8 FS bits

$ '''sigrok-cli --driver fx2lafw --output-format bits --loglevel 5 --samples 8'''

! Data Bits

...n to the PC. Nor will the device apply RLE compression on the sample data. Bits only get shifted in ways similar to Saleae-Logic16 to reduce the amount of

...measurement. It has an intrinsic precision related to the size (number of bits) of the mantissa, which has nothing to do with the precision of the measure